



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/652,834	08/31/2000	Michael S. Bertone	1662-27800 (P00-3105)	4372
7590 11/07/2003			EXAMINER	
Jonathan M Harris			LEZAK, ARRIENNE M	
Conley Rose & Tayon PC P O Box 3267			ART UNIT	PAPER NUMBER
Houston, TX 77253-3267			2143	<u> </u>
			DATE MAILED: 11/07/2003	, 5

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office PTOL-326 (Rev. 04-01)

3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2.

Notice of Informal Patent Application (PTO-152)

Other:

Art Unit: 2143

## **DETAILED ACTION**

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-10 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent US 6,496,917 B1 to Cherabuddi.
- 3. Regarding Claims 1, 5 and 10, Cherabuddi discloses a distributed multiprocessing computer system, comprising: a plurality of processor nodes each coupled to an associated memory module, wherein each memory module may store data that is shared between said processor nodes; a Home processor node that includes a data block and a coherence directory for said data block in an associated memory module; on Owner processor node that includes a copy of said data block in a memory module associated with the Owner processor node, said copy of said data block residing exclusively in said memory module; a Requestor processor node that encounters a read or write miss of said data block and requests said data block from the Home processor node; and wherein said Home processor node receives the request for the data block from the Requestor processor node, forwards the request to the Owner processor node for the data block and performs a speculative write of the next directory state to the coherence directory for the data block without waiting for the Owner

Art Unit: 2143

processor node to respond to the request (Abstract; Col. 2, lines 66-67; and Col. 3, lines 1-10).

- 4. Regarding Claims 2 & 6, Cherabuddi discloses a distributed computer system wherein the speculative write of the next directory state occurs only if the next directory state cannot be determined and the Home processor node and Owner processor node are two different processor chips in the computer system, (Col. 3, lines 1-34).
- 5. Regarding Claims 3 & 7, Cherabuddi discloses a distributed multiprocessing computer system wherein the memory module containing the coherence directory for the data block is in a low latency state that reduces memory read and write access times while the Home processor node is performing the speculative write of the next directory state to the coherence directory for the data block, (Col. 3, lines 29-35 and Col. 4, lines 25-61).
- 6. Regarding Claims 4 & 8, Cherabuddi discloses a distributed multiprocessing computer system wherein the next directory state for the data block is corrected if the response by the Owner processor node to the Home processor node request for the data block indicates a different next directory state from the next directory state speculatively written by the Home processor node to the coherence directory for the data block, (Col. 3, lines 1-35 and Col. 4, lines 25-61).
- 7. Regarding Claim 9, Cherabuddi discloses a distributed multiprocessing computer system wherein the speculative write of the next directory state releases hardware contained in the first processor node, allowing said first processor node to accept

Page 3

Art Unit: 2143

requests for data blocks and coherency directories for said data blocks stored in the memory module for the first processor node, (Col. 4, lines 62-67 and Col. 5, lines 1-6).

8. Therefore, this reference may reasonably be read to teach or describe every element or claim limitation of Claims 1-10.

## Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

US PATENT US 2001/0029574 A1 to Razdan;

US PATENT US 6,591,307 B1 to Arimilli;

US PATENT US 6,457,101 B1 to Bauman;

US PATENT 5,950,228 to Scales; and

US PATENT 6,226,721 B1 to Strongin.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Arrienne M. Lezak whose telephone number is (703)-305-0717. The examiner can normally be reached on M-F 8:30-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David A. Wiley can be reached on (703)-308-5221. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)-305-6121.

Art Unit: 2143

Arrienne M. Lezak Examiner Art Unit 2143

**AML** 

DAVID WILEY SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100